

ARMY RESEARCH LABORATORY



CMOS Design for a Smart Focal Plane Array

by Neal Bambha

ARL-TR-1501

July 1998

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.

Army Research Laboratory

Adelphi, MD 20783-1197

ARL-TR-1501

July 1998

CMOS Design for a Smart Focal Plane Array

Neal Bambha

Sensors and Electron Devices Directorate

Abstract

A smart focal plane array has been designed that incorporates the functions of edge extraction, brightness adaptation, and moving-object detection. The design is based on a concept first presented by Mead and Mahowald, who built a silicon retina that was modeled on the distal portion of the vertebrate retina. Their chip generated, in real time, outputs that correspond directly to signals observed in the corresponding levels of biological retinas; the design employed a resistive network to perform signal aggregation between cells.

The design presented in this report is compatible with complementary metal oxide semiconductor (CMOS) technology and can be readily fabricated through MOSIS (MOS implementation system). The layout of a prototype array was created with the MOSIS scalable CMOS *n*-well analog 2.0- μm process. Although the array presented here uses Si phototransistors, the architecture is applicable to any semiconductor system in which *pnp* transistors and MOSFETs (MOS field-effect transistors) can be produced. Therefore it could be adapted for use with GaAs quantum-well infrared photodetectors (QWIPs) to produce smart focal plane arrays in the infrared. In addition, the design is appropriate for HgCdTe detectors if selected area growth on Si is possible. A preliminary design in which each pixel is connected to a light-emitting diode (LED) is also discussed.

Contents

1. Introduction	1
2. Cell Architecture	2
3. Cell Layout	2
4. Array Layout	4
5. Amplifier Design	5
6. Conclusion	8
Distribution	9
Report Documentation Page	11

Figures

1. Layout of one pixel	3
2. Cross-sectional view of pixel	3
3. 11×11 array, including switching transistors	4
4. Circuit diagram for addressing pixel by row and column	4
5. Circuit diagram for current to voltage amplifier that keeps emitters at virtual ground	5
6. Layout of current to voltage amplifier	5
7. Result of SPICE simulation for amplifier	6
8. Theoretical output in one dimension for an image with a sharp edge	6
9. Circuit diagram for an array with output from each pixel driving an LED	7
10. Conceptual diagram for an array with pixel output driving an LED	7

1. Introduction

A conventional image processing system consists of a focal plane array that delivers signals corresponding to the absolute value of the illumination at each point in an image, as well as a computer that extracts features from these data. In this system, the computational cost for processing images from large arrays in real time can be great. Therefore, it is desirable to perform some “early” processing, before the data leave the focal plane array.

This sort of early processing is also performed by the retina in humans and other vertebrates. The retina contains five layers of cells, in which information flows both vertically (from one layer to the next) and horizontally (among neighboring cells in the same layer). The top three layers of the retina—photoreceptors, horizontal cells, and bipolar cells—are the best understood, and are the basis for most hardware implementations of the retina.

In the vertebrate retina, the photoreceptor layer consists of rod and cone cells, which convert the image light to electrical signals. The horizontal cells take signals from the photoreceptor layer (vertical information flow), as well as from neighboring cells (horizontal information flow). The potential of any horizontal cell is determined by a spatially weighted average of neighboring cells, with nearest neighbors having the largest contribution. Each bipolar cell receives signals from one photoreceptor cell and one horizontal cell and then produces a signal proportional to the difference between the two. Since the bipolar cell does not respond to the absolute brightness of the image, only to differences in brightness, the retina can take widely varying amounts of incoming light and produce a signal with a much narrower dynamic range that still captures the important information in a scene.¹

This report describes a design for a smart focal plane array that incorporates the functions of edge extraction, brightness adaptation, and moving-object detection. The design is based on a concept first presented by Mead and Mahowald,² who built a silicon retina modeled on the distal portion of the vertebrate retina. Their chip generated, in real time, outputs that correspond directly to signals observed in the corresponding levels of biological retinas; the design employed a resistive network to perform signal aggregation between cells. The design presented in this report is compatible with complementary metal oxide semiconductor (CMOS) technology and can be readily fabricated through MOSIS (MOS implementation system).

¹M. A. Mahowald and Carver Mead, *Silicon retina*, in *Analog VLSI and Neural Systems*, Carver Mead, ed., Addison-Wesley (1989).

²C. A. Mead and M. A. Mahowald, *A silicon model of early visual processing*, *Neural Networks* **1** (1988), 91–97.

2. Cell Architecture

Most hardware implementations of the retina use a resistive network between horizontal cells to perform the spatial averaging. However, resistors are difficult to implement in very-large-scale integration (VLSI) technology. The design reported here relies on carrier diffusion between the horizontal cells to perform the spatial averaging function.³ Carrier diffusion is usually undesirable in conventional charge-coupled device (CCD) arrays, because it leads to crosstalk between the pixels. However, in this application, we desire crosstalk between the horizontal cells. The horizontal cells are therefore designed to have a large amount of crosstalk by being placed all in one big n -well with a common base.

3. Cell Layout

Figures 1 and 2 show one pixel of the smart focal plane array. The layout was accomplished with L-EDITTM, a powerful PC-based program for VLSI design. Each pixel contains one photoreceptor cell and one horizontal cell. The cells are pnp phototransistors, with the base current provided by the photocurrent produced in the base-collector region. The MOS transistors are used to select the pixel for readout. The photoreceptor cell is isolated from neighboring cells by being surrounded with a reverse-bias pn junction. The emitters are held at virtual ground. The horizontal cell is placed in an n -well that covers most of the pixel, and is shared by the other horizontal cells in the array. A metal-defined window is placed over the base regions of the pnp phototransistors to allow roughly equal illumination of the photoreceptor and horizontal cells.

The photons incident on the n -well base region create electron-hole pairs, and any holes that diffuse towards the reverse-biased collector-base region are swept towards the collector by the electric field. The rest of these holes combine with excess electrons. The photons incident on the base-collector depletion region also create electron-hole pairs, which are separated by the electric field in this region, with holes going to the collector and electrons towards the base. The result is that there are excess electrons in the n -well base of the photoreceptor and horizontal cells. In the photoreceptor cell, this base current creates an emitter current $i_e = \beta i_b$. In the horizontal cell, some of these electrons will diffuse out in the large n -well base towards other pixels, creating emitter current in neighboring pixels as well as in the local pixel. Some of these electrons will recombine before they reach another emitter. This effect can be modeled as a base resistance.

Consider the situation of only one pixel illuminated. The effective resistance from the local horizontal cell to neighboring cells is proportional to the distance between them. The collectors (p -substrate) of all the cells are held at the same negative potential. The emitters are held at virtual

³C. Wu and C. Chiu, *A new structure of the 2-D silicon retina*, *IEEE J. Solid State Circuits* **30**, No. 8 (August 1995).

ground. Therefore the base emitter potential V_{be} of any neighboring cell is V_{be} of the local cell minus the potential drop across the base resistance. This potential drop increases with increasing distance from the local illuminated cell. Since the emitter current follows the Ebers-Moll equation,

$$I_e = I_{\text{sat}} \exp(V_{be}/kT),$$

the ratio of emitter current in a neighboring cell that comes from the illuminated cell would be $\exp(-qR_b L/kT)$, where R_b is the effective base resistance per unit length and L is the distance between the illuminated cell and the neighboring cell. This is the spatial averaging that is desired for the horizontal cells.

Figure 1. Layout of one pixel.





Figure 2. Cross-sectional view of pixel.



4. Array Layout

In the hardware implementation of the retina presented here, the third layer (the bipolar cells) is implemented by subtraction of the emitter currents in the photoreceptor cell and the horizontal cell of each pixel. A prototype 11×11 array is shown in figure 3. The pixels are individually addressable, according to the same scheme as in Wu and Chiu.³ The circuit diagram for this prototype is shown in figure 4. When the system selects a row by taking the corresponding control line high, the emitter currents of all the pixels in that row are connected to lines that go to the output through a column switch. There are separate lines for photoreceptor cell current and horizontal cell current. If the row is not selected, the emitter currents are shunted to ground. If the column switch is on, the emitter current is connected to the output; otherwise, it is shunted to ground. The inputs to the array are, therefore, 11 row control lines, 11 column control lines, positive supply, negative supply, and ground. The outputs are two currents, corresponding to the emitter current in the photoreceptor cell and the horizontal cell for the pixel selected.

Figure 3. 11×11 array, including switching transistors.





Figure 4. Circuit diagram for addressing pixel by row and column.



³C. Wu and C. Chiu, A new structure of the 2-D silicon retina, *IEEE J. Solid State Circuits* **30**, No. 8 (August 1995).

5. Amplifier Design

The current from the cells is not sufficient to drive output lines. Also, the design requires that the emitters be held near ground (virtual ground). Thus, the design incorporates a current to voltage amplifier (fig. 5) that keeps the emitters near ground, taken from Wu and Chiu.³ The gain can be controlled by V1 and V5. Figure 6 shows the amplifier's physical layout, and figure 7 shows a SPICE simulation of its characteristics. The prototype device contains two of these amplifiers, one for photoreceptor (vertical) cell current and one for horizontal cell current.

Edge detection is provided by the retina architecture. To see this, consider an image with a large edge contrast. Figure 8 shows the output current for the photoreceptor cells and the horizontal cells in this case. Since the photoreceptor cells are isolated from each other, the output of these cells also exhibits a large contrast. The horizontal cell output is a smoothed version of the photoreceptor output, where the smoothing is due to the spatial averaging in the horizontal cells. The difference signal, therefore, is maximized near an edge.

Figure 5. Circuit diagram for current to voltage amplifier that keeps emitters at virtual ground.





Figure 6. Layout of current to voltage amplifier.



³C. Wu and C. Chiu, A new structure of the 2-D silicon retina, *IEEE J. Solid State Circuits* 30, No. 8 (August 1995).

Figure 7. Result of SPICE simulation for amplifier.





Figure 8. Theoretical output in one dimension for an image with a sharp edge.



The retina architecture also provides an enhanced signal for moving objects. This enhancement is due to the difference in response time of the photoreceptor and horizontal cell networks. It takes some time for the electrons to diffuse out to neighboring pixels in the horizontal cell network. This time is called the settling or integration time. The integration time for the photoreceptor cells is the integration time required for a single *pnp* phototransistor, which is shorter than for the horizontal network, because these photoreceptor cells are isolated from each other. Therefore, when the image presented to the focal plane changes, the difference signal between the two networks will initially be large. It will

then decrease after the settling time of the horizontal network. By detecting these large current pulses, the system can detect a moving object.

A variation of this architecture can also be envisioned where each pixel in the array is connected to a light-emitting diode (LED). In this case, the transistors used to select the pixels would be replaced by a pair of MOSFETs and a bipolar transistor that would amplify the emitter current difference and drive the LED. If the LED operated in the visible, the array output would act like a display. Figure 9 is a circuit diagram for this architecture, and figure 10 is a conceptual diagram, where the beamsplitter is a narrow-band reflector that has high reflectivity at the LED output wavelength.

Figure 9. Circuit diagram for an array with output from each pixel driving an LED.





Figure 10. Conceptual diagram for an array with pixel output driving an LED.



6. Conclusion

A silicon retina design is presented that can perform the functions of edge extraction, brightness adaptation, and moving-object detection. This design is an improvement over earlier designs, which employed a resistive network to connect the cells. Because the resistive network is eliminated, the chip design is more easily realized with a CMOS process.

Distribution

Admnstr
Defns Techl Info Ctr
Attn DTIC-OCF
8725 John J Kingman Rd Ste 0944
FT Belvoir VA 22060-6218

Ofc of the Secy of Defns
Attn ODDRE (R&AT) G Singley
Attn ODDRE (R&AT) S Gontarek
The Pentagon
Washington DC 20301-3080

US Army Train & Doctrine CmdBattle Lab
Integration & Techl Dirctr
Attn ATCD-B J A Klevecz
FT Monroe VA 23651-5850

CECOM
Attn PM GPS COL S Young
FT Monmouth NJ 07703

CECOM RDEC Electronic Systems Div Dir
Attn J Niemela
FT Monmouth NJ 07703

CECOM
Sp & Terrestrial Commctn Div
Attn AMSEL-RD-ST-MC-M H Soicher
FT Monmouth NJ 07703-5203

DARPA
Attn B Kaspar
Attn L Stotts
3701 N Fairfax Dr
Arlington VA 22203-1714

Dir of Assessment and Eval
Attn SARD-ZD H K Fallin Jr
103 Army Pentagon Rm 2E673
Washington DC 20310-0163

Hdqtrs Dept of the Army
Attn DAMO-FDQ D Schmidt
400 Army Pentagon
Washington DC 20310-0460

MICOM RDEC
Attn AMSMI-RD W C McCorkle
Redstone Arsenal AL 35898-5240

OSD
Attn OUSD(A&T)/ODDDR&E(R) R Trew
The Pentagon
Washington DC 20301-7100

US Army Edgewood Rsrch, Dev, & Engrg Ctr
Attn SCBRD-TD J Vervier
Aberdeen Proving Ground MD 21010-5423

US Army Info Sys Engrg Cmd
Attn ASQB-OTD F Jenia
FT Huachuca AZ 85613-5300

US Army Materiel Sys Analysis Agency
Attn AMXS-D J McCarthy
Aberdeen Proving Ground MD 21005-5071

US Army Natick Rsrch, Dev, & Engrg Ctr
Acting Techl Dir
Attn SSCNC-T P Brandler
Natick MA 01760-5002

US Army Rsrch Ofc
Attn G Iafrate
4300 S Miami Blvd
Research Triangle Park NC 27709

US Army Simulation, Train, & Instrmntn Cmd
Attn J Stahl
12350 Research Parkway
Orlando FL 32826-3726

US Army Tank-Automotive Cmd Rsrch, Dev,
& Engrg Ctr
Attn AMSTA-TA J Chapin
Warren MI 48397-5000

US Army Tank-Automtv & Armaments Cmd
Attn AMSTA-AR-TD C Spinelli
Bldg 1
Picatinny Arsenal NJ 07806-5000

US Army Test & Eval Cmd
Attn R G Pollard III
Aberdeen Proving Ground MD 21005-5055

US Military Academy
Dept of Mathematical Sci
Attn MAJ D Engen
West Point NY 10996

Distribution (cont'd)

GPS Joint Prog Ofc Dir
Attn COL J Clay
2435 Vela Way Ste 1613
Los Angeles AFB CA 90245-5500

Ofc of the Dir Rsrch and Engrg
Attn R Menz
Pentagon Rm 3E1089
Washington DC 20301-3080

Naval Surface Warfare Ctr
Attn Code 307 J Pennella
17320 Dahlgren Rd Bldg 1470 Rm 1101
Dahlgren VA 22448-5100

ARL Electromag Group
Attn Campus Mail Code F0250 A Tucker
University of Texas
Austin TX 78712

Dir for MANPRINT
Ofc of the Deputy Chief of Staff for Personnel
Attn J Hiller
The Pentagon Rm 2C733
Washington DC 20310-0300

US Army Rsrch Lab
Attn AMSRL-CI-LL Tech Lib (3 copies)
Attn AMSRL-CS-AL-TA Mail & Records
Mgmt
Attn AMSRL-CS-AL-TP Techl Pub (3 copies)
Attn AMSRL-SE-EE N Bambha (15 copies)
Attn AMSRL-SE-EE Z G Sztankay
Adelphi MD 20783-1197

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188	
Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.				
1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE July 1998		3. REPORT TYPE AND DATES COVERED Final, January 1996 to May 1996
4. TITLE AND SUBTITLE CMOS Design for a Smart Focal Plane Array			5. FUNDING NUMBERS DA PR: A31B PE: 61102A	
6. AUTHOR(S) Neal Bambha				
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) U.S. Army Research Laboratory Attn: AMSRL-SE-EL (nbambha@arl.mil) 2800 Powder Mill Road Adelphi, MD 20783-1197			8. PERFORMING ORGANIZATION REPORT NUMBER ARL-TR-1501	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) U.S. Army Research Laboratory 2800 Powder Mill Road Adelphi, MD 20783-1197			10. SPONSORING/MONITORING AGENCY REPORT NUMBER	
11. SUPPLEMENTARY NOTES AMS code: P611102.31B ARL PR: 67E1DM				
12a. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited.			12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words) <p>A smart focal plane array has been designed that incorporates the functions of edge extraction, brightness adaptation, and moving-object detection. The design is based on a concept first presented by Mead and Mahowald, who built a silicon retina that was modeled on the distal portion of the vertebrate retina. Their chip generated, in real time, outputs that correspond directly to signals observed in the corresponding levels of biological retinas; the design employed a resistive network to perform signal aggregation between cells.</p> <p>The design presented in this report is compatible with complementary metal oxide semiconductor (CMOS) technology and can be readily fabricated through MOSIS (MOS implementation system). The layout of a prototype array was created with the MOSIS scalable CMOS <i>n</i>-well analog 2.0-μm process. Although the array presented here uses Si phototransistors, the architecture is applicable to any semiconductor system in which <i>pnp</i> transistors and MOSFETs (MOS field-effect transistors) can be produced. Therefore it could be adapted for use with GaAs quantum-well infrared photodetectors (QWIPs) to produce smart focal plane arrays in the infrared. In addition, the design is appropriate for HgCdTe detectors if selected area growth on Si is possible. A preliminary design in which each pixel is connected to a light-emitting diode (LED) is also discussed.</p>				
14. SUBJECT TERMS Silicon retina, image processing, CMOS design, focal plane array, photodetector, feature extraction			15. NUMBER OF PAGES 17	
			16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Unclassified	19. SECURITY CLASSIFICATION OF ABSTRACT Unclassified	20. LIMITATION OF ABSTRACT UL	

DEPARTMENT OF THE ARMY
U.S. Army Research Laboratory
2800 Powder Mill Road
Adelphi, MD 20783-1197

An Equal Opportunity Employer